We report on our work on the double electron layer tunneling transistor (DELTT), based on the gate-control of two-dimensional --two-dimensional (2D-2D) tunneling in a double quantum well heterostructure. While previous quantum transistors have typically required tiny laterally-defined features, by contrast the DEL'IT is entirely planar and can be reliably fabricated in large numbers. We use a novel epoxy-bond-and-stop-etch (EBASE) flip-chip process, whereby submicron gating on opposite sides of semiconductor epitaxial layers as thin as 0.24 microns can be achieved. Because both electron layers in the DELTT are 2D,the resonant tunneling features are unusually sharp, and can be easily modulated with one or more surface gates. We demonstrate DELTTs with peak-to-valley ratios in the source-drain I-V curve of order 20:1 below 1 K. Both the height and position of the resonant current peak can be controlled by gate voltage over a wide range. DELTTs with larger subband energy offsets (-21 meV) exhibit characteristics that are nearly as good at 77 K, in good agreement with our theoretical calculations. Using these devices, we also demonstrate bistable memories operating at 77
INTRODUCTION
Electronic devices based on resonant tunneling in semiconductor heterostructures have seen considerable effort ever since Tsu and Esaki' proposed the double barrier resonant tunneling diode (DBRTD) in 1973. The device was shortly thereafter demonstrated by Chang, Esaki, and Tsu2. In the DBRTD, typically grown in the GaAs/Al,Ga,-,As material system, electrons in a three-dimensional (3D) emitter layer can pass into a 3D collector layer only by first resonantly tunneling through two-dimensional (2D) electron states which are confined in a quantum well (QW) between two narrow barriers. To first order, electrons can tunnel only when their energy and in-plane momentum are conserved3. As a voltage is applied between the emitter and collector, the energies of the 2D electrons in the QW are lowered until they align with those of the electrons in the emitter, and tunneling begins to occur. The tunneling stops when the voltage becomes too high for the conservation conditions to be met, causing the DBRTD to exhibit negative differential resistance (NDR). The inherent existence of NDR constitutes one of the highly desirable attributes of resonant tunneling devices, since it makes possible multifunctionality, enabling the same circuit functions to be achieved with fewer devices4. A second desirable attribute is the extremely high speed of resonant tunneling: to date DBRTDs are the fastest solid state electronic devices ever measured, having been operated at frequencies of 712 GHz"~, and exhibiting switching times of less than 2 ps7. The use of semiconductor materials with large conduction band offsets and small effective masses, as well as the use of strained layers, has allowed DBRTDs to show good performance at room temperature*?.
However, D3RTDs suffer from the lack of a third control terminal, necessary for electrical isolation between the input and output terminals. This severely limits their usefulness and range of applications. While hybrid devices formed by combining DBRTD structures with conventional transistors circumvent this difficulty, they do so by sacrificing much of the speed advantage of resonant tunneling"".
By contrast, a DBRTD with a third terminal added so as to achieve a true quantum tunneling transistor would be ideal, if it could be made practical. Schemes to add a third terminal to the DBRTD have been of two types. The first type proposes to make electrical contact to the resonant tunneling layer"", which has largely proven pr~blematic'~. The second type uses lateral gate control of the potential of the resonant tunneling layer in a narrow postshaped DBRTD'"'', or a DBRTD-like structure entirely laterally constructed in a two dimensional electron gas, where the one-dimensional resonant layer is formed by lateral quantum ~onfinement'"'~. However, such DBRTD-based devices are extremely sensitive to slight variations in lateral dimension, making them nearly impossible to reliably fabricate in the large numbers necessary for real-world applications. We note that this difficulty is shared by many other proposed quantum transistors based on mechanisms other than resonant tunneling, such as single electron transistor^'^*^, Aharanov-Bohm type interferometers*', and quantum cellular automataz2. While there have been a couple of reports of vertical resonant tunneling transistors which did not require lateral confinement for their operation, these devices either showed surprisingly weak NDR even at low temperaturesD, or did not exhibit a resonant peak in the I-V curve whose voltage position could be controlled by the third terminalz4.
.
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Here we report on a novel three terminal quantum device, the double electron layer tunneling transistor (DELTT), which does not require lateral depletion or lateral confinement but rather is entirely planar in configuration. (Preliminary reports of this work have previously appearedxx.) In contrast to the 3D-2D tunneling in a DBRTD, the DELTT's operation is based on 2D-2D tunneling between the two parallel 2D electron layers in a semiconductor double quantum well (DQW) heterostmcture. 
DEVICE STRUCTURE AND FABRICATION
Devices were processed from three different modulation-doped GaAs/A1,,Gqb,As DQW heterostructures grown by molecular beam epitaxy. The GaAs QW widths ranged from 120 to 150 A, and the AI,,G%.7As barriers between them had a thickness ranging from 100 to 125 A. Details of the samples are provided in Table 1 . While samples G1717 and EA255 had a small difference in electron density between the two QWs, sample G1881 had a rather large difference of 6.0 x 10" cm-*, corresponding to a difference in Fermi energy of -21 meV. Electrical measurements were performed using both lock-in and DC techniques in a sorption-pumped system capable of temperatures from 0.3 K to 300 K. The electron densities in each QW were determined by Shubnikov-de Haas measurements.
A schematic of a completed DELTT structure is shown in Fig. 1 . The source terminal makes electrical contact to the top QW only, while the drain terminal contacts the bottom QW only. These selective ohmic contacts to the individual QWs are formed by diffusing Au/Ge/Ni to both QWs, and then using a fixed DC bias on adjacent TilAu surface depletion gates in order to deplete electrons from the QW one does not wish to
contactn. An additional Ti/Au surface gate, placed between the depletion gates, acts as a third terminal and controls the tunneling. Sample G188 1 also had a back control gate, the same size as its top control gate and vertically aligned to it.
Because the tunneling cannot be controlled in the ungated regions between the control gate and the depletion gates, in order to achieve good device characteristics the gates must be spaced closely together, minimizing the tunneling leakage current in these regions. Since the gating resolution of the backgate is given roughly by its distance from the electron layers, it is crucial that the backgates be in close proximity to the DQWs.
We used our recently developed flip-chip processing scheme, the epoxy-bond-and-stopetch (EBASE) technique, to place all backgates at a distance of 2.4 pm or less (see Table   I ) from the bottom QW. Fig. 2 schematically shows the processing steps used in the EBASE technique, details of which have been given elsewhereB. While samples GI717
and G188 1 had relatively large features patterned using optical lithography, sample EA255 had submicron features patterned with mutually aligned electron beam lithography on both sides of the epitaxial layers, to be described in more detail below.
OPERATING PRINCIPLE
In the DELTT, resonant tunneling can occur only when there exist states in both QWs with identical energy and in-plane momentum, since these quantities must be conserved in a 2D-2D tunneling eventB. (In this simple exposition of the operating principle we use the single-electron picture, and ignore inelastic events and electronelectron scattering.) One can determine when this condition is met by sketching the allowed states of the DQW in energy-momentum space, i. e. the dispersion curve. and tunneling can occur. This situation corresponds to a peak in the source-drain currentvoltage (I-V) curve. In general, the dispersion curves will coincide when
where C, is the capacitance per unit area between the top control gate and the top QW, m* is the electron effective mass, and nl and n2 are the electron densities in the two QWs.
In the above we have assumed that the in-plane resistances of the two QWs are negligible in comparison to the tunneling resistance.
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At this point the advantages of the DELTT over transistors based on DBRTDs, in which the tunneling is 3D-2D, are readily apparent: (1) the greater restriction in momentum states leads to sharper tunneling resonances, and (2) the density of each 2D
layer can be easily controlled by surface gates, allowing an entirely planar device configuration. We note that while the physics of 2D-2D tunneling in DQWs was first explored in Ref. 29 and has been previously investigated by othersx3', the use of such structures for electronic device applications, particularly their source-drain I-V curves, has received relatively little attention"".
LOW TEMPERATURE ELECTRICAL CHARACTERISTICS
We now discuss the measured operating characteristics of DELTT G1717, a fairly large device with AEF = 2.1 meV. (See Table 1 curves was observed, and these curves change little as the temperature is increased, until -10 K. Finally, although the height of the resonance also changes with VTc, the onresonance value of the source-drain conductance G,, = IsJVs, is nearly constant. This is shown in Fig. 5(a) , where we have replotted the data of Fig. 4(b) as GsD.
The sharp increase in negative current occurring at V,, = -0.025 V is due to p in the drain becoming sufficiently large that electrons can travel over the potential barrier imposed by the back depletion gate. This accounts for the increase in current being independent of VTc A more negative back depletion gate bias V,, monotonically moves the current increase to a more negative VsD, as shown in Fig. 5(b) . The increase in current at V,, = 0.04 V has a similar origin and behaves analogously with top depletion gate bias V, .
DEMONSTRATION OF A BISTABLE MEMORY
To show the multifunctionality of the DELTT, we demonstrated a bistable static memory cell24, consisting of DELTT G1717 in series with a 1 ksz load resistor, as shown in Fig. 6(a) . Fig. 6 (b) shows a sketch of the I-V curves of DELTT G1717 at three 
HIGHER TEMPERATURE OPERATION
To first order the DELTT's operating temperature is limited by the leakage current appearing due to thermally-assisted tunneling between the two QWs in the ungated regions between the control and depletion gates. Roughly, this occurs when kT is comparable to AEo, the energy difference between the two QW subbands. Thus for DELTT G17 17, the G,, vs. V,, peak-to-background ratio degrades to 2: 1 at -40 K, when ._ kT a AEF = 2.1 meV.
Because DELTT G1881 has a much larger AEF of 21 meV, its operating temperature is much higher. Fig. 7 (a) shows G1881's I-V curve for V,, = 0 V and a back control gate voltage V,, = 1.2 V. At 1.6 K the peak-to valley ratio is -8:l. However, in contrast to DELTT (31717, the peak-to-valley ratio remains as high as 4:l at 77 K.
(Again, though not shown, the strength and position of the resonance depend strongly on V, , .) Fig. 7(b) shows G, vs. VTc, at VBc = 0. The peak-to-background ratio is -25:l at 1.6 K, but only degrades to -1O:l at 77 K. Indeed, we have observed ratios of -2:l at temperatures as high as 170 K. With sufficient engineering of the growth structure, and a choice of material systems with larger conduction band offsets such as InGaAsfinAlAs, room temperature operation should be achievable. To show that useful circuit functions can be achieved at higher temperatures, we also demonstrated a bistable memory at 77 K using DELTT G1881, shown in Fig. 7(c) . The circuit is the same as that shown in Fig.   6 (a), except that it has a VDD= 155 mV and a 4 kQ load resistor.
THEORETICAL MODELING
To test our understanding of the data, we calculated the tunneling current as a The tunneling rate is calculated to second order in the transfer integral J via a two-step perturbation theory37. Here 2J is the energy splitting between the lowest subbands of the two QWs when their densities are balanced. The calculation includes the back current, i. e. current due to thermally excited electrons moving in a direction opposite to the bias. The transition matrix calculation includes interactions with the screened potentials from impurities, acoustic and optical phonons, and other electrons, both before and after tunneling. For the case of our sample, where the barrier is undoped and so can be considered to contain an insignificant number of impurities, a detailed knowledge of the impurity distribution is not needed. Rather, the effect of impurity interaction is entirely contained in the damping parameter r of the intermediate states.
The transition to the intermediate state can be virtual or real (Le., resonant). For the short range potentials appropriate to the case of our structure, the energy and momentum dependence of r can be neglected, allowing us to use r as the only adjustable parameter and greatly simplifying the calculation. The contribution from acoustic phonons includes the deformation potential and piezoelectric scattering, and remains very small compared with the LO-phonon contribution except at extremely low temperatures. The phonon parameters used here have been published previouslyBs3. We note that the contribution from long-wavelength phonons tends to be canceled through interference, since the phonons modulate the energies in both QWs in phase. include an external load resistor in series with the tunneling structure. Such a series resistance tends to skew the I-V curve towards higher Vsw Second, the turn-up in current after the NDR region occurs at rather low V,, in the data, long before any current increase in the calculation. Again, this is attributed to the leakage of current over the top depletion gate at sufficiently high V,, as discussed earlier: Finally, we note that the choice of r = 10 meV provided reasonable agreement with the data; however, we expect that the actual tunneling r in the sample is somewhat narrower, and that the resonant current peak in the data is artificially broadened by the in-plane resistance of the QWs.
Preliminary results on structures with a greater AE, indicate that good performance at room temperature is achievable. Details will appear elsewhere3'.
SIZE AND SPEED CONSIDERATIONS
In any electronic device, two considerations come into play in determining its operating speed. The first is the intrinsic speed, determined by fundamental electron transport parameters such as, in conventional MOSFETs, the transit time across the gate, in turn determined by the electron saturation velocity. The second is the role of parasitics, which typically take the form of an RC time constant determined by parasitic capacitance between the gates and the semiconductor channel, and by the resistance of both the gate metal and the channel. In an actual device, the intrinsic speed can only be realized by reducing the parasitics sufficiently that they no longer constitute the limiting factor. This requires making both the channel and the gate very short (micron or submicron) and rather wide (of order 10 to 100 microns).
Because of the extraordinarily high oscillation frequencies (approaching THz) measured for DBRTDs, it is expected that the DELTT, which also operates via resonant tunneling, will have a similarly high intrinsic operating speed. While a detailed equivalent circuit model has yet to be developed, the fact that the switching mechanism is tunneling across an extremely thin (-100 A) barrier generally indicates high speed operation. In order to take advantage of these ultra-high. intrinsic speeds in actual devices, however, it is necessary to be able to fabricate DELTTs with submicron gate lengths and contact-gate spacings, so as to sufficiently reduce the parasitic effects to the point where they no longer play a role.
Fortunately, the EB ASE flip-chip processing scheme is sufficiently flexible and robust that such demanding geometries can be easily achieved. We have recently extended the EBASE technique so as to enable electron beam writing of patterns on both sides of the epitaxial layers, aligned to one another to an accuracy of a few 100 A. Fig.   9 (a> shows a scanning electron micrograph side view of a test structure produced with electron beam writing. A pair of gates on the back side of the structure --which becomes the exposed surface after the EBASE process--is aligned to a pair of metallic gates on the front side, now buried beneath the epitaxial layers against the epoxy. Alignment of the patterns was achieved by using the same alignment mark for both writing steps, a micrograph side view of which is shown in Fig. 9(b) . The alignment mark was placed in a recess etch, leaving only 0.25 microns of epitaxial material between it and the back surface. This is sufficiently thin that the electron beam can easily penetrate it, allowing the easy location of the alignment mark.
In Fig. 10 we show a scanning electron micrograph top view of DELTT EA255, produced by mutually aligned, dual side electron beam lithography in a manner similar to that just described. However, for EA255 a double stop-etch step was used, whereby the first stop etch layer was removed in the second etch step. This reduced the total thickness of the epitaxial layers to only 0.235 microns, so that there was no need to recess the electron-beam alignment marks. As can be seen in Fig Table 1 . Nevertheless, overall the data establishes that working DELTTs with submicron feature sizes can be easily fabricated. While the ohmic contacts on this prototype device were too far away for it to be suitable for high speed operation (see Table l ), a similar geometry with a wider channel and with ohmic contacts brought to within a micron or two of the depletion gates, currently in fabrication, is expected to have sufficiently low parasitics to yield a gate-channel RC time constant corresponding to frequencies of well above 100 GHz. We emphasize that, although this device has submicron gates, its electrical characteristics do not sensitively depend on the precise lateral dimensions ofthese small features.
ADDITIONAL CONSIDERATIONS
Although current trends in commercial microelectronics are towards a steadily decreasing operating voltage and operating current in order to reduce power consumption, the voltages and currents of the DELTTs described in this work are too low to be of practical use. This is primarily because electrical circuit noise could be large enough to cause unintentional switching. Fortunately, these problems are not insurmountable, and the approaches appropriate to their alleviation are dear. First, the same methods used to increase the current densities in DBRTDs can be used to increase the operating current of the DELTT. By using tunneling barriers of significantly smaller thickness, on the order of 30 -50 A rather than the present 100-125 A, it is expected that the currents can be increased by a couple of orders of magnitude, into the mA range. The use of material systems with large conduction band offsets such as InGaAs/AlAs* and InXs/A1Sb9 has also been shown to significantly increase current densities in DBRTDs.
Second, the requirement for room temperature operation of a large AEF between the two QWs, will simultaneously also serve to increase the operating voltage: the use of InGaAdAlAs and InAs/AlSb structures should enable Fermi energy differences of order 100 mev, significantly closer to what is considered practical. As for the gain of the DELTT, it can likely be significantly increased by bringing the control gates closer to the QWs. Finally, we note that a modified DELTT structure, incorporating a third "collector7' layer of electrons at a much lower potential than +the other two layers, could allow the operating voltage to be increased significantly. In this three-layer DELTT the 2D-2D tunneling between the first two layers would still be controlled via a gate voltage.
However, after tunneling into the second layer, electrons would continue through a second tunneling barrier into the third collector layer, undergoing a large voltage drop in the process. This would also serve to significantly increase the gain. Such three layer structures are currently under investigation@.
Finally, we note that while the EBASE process is very flexible and reliable, other fabrication methods may be more appropriate for industrial scale fabrication. A variation on the EBASE method which uses depletion etches of the correct depth rather than depletion gates would simplify the device connection, as well as removing unwanted paths to ground which could hinder high speed operation. Fabrication methods which utilize ion-implanted backgates3' rather than a flip-chip technique, while inconvenient for laboratory scale experiments, may prove advantageous for mass production.
SUMMARY AND CONCLUSION
In summary, we have demonstrated a novel quantum tunneling transistor, the DELTT, based on the gate-control of 2D-2D tunneling. Because the structure is entirely planar, the DELTT can be reliably fabricated in large numbers. At 1.5 K we demonstrate peak-to-background ratios of -50: 1 in source-drain conductance vs. gate voltage, and 
